Datasheets
Datasheet, поиск datasheets, архив даташитов по электронным компонентам
Для поиска datasheets (документации) по электронным компонентам воспользуйтесь приведенной ниже формой или ссылками для быстрого поиска datasheet по алфавиту. Наша база содержит более 1 000 000 даташитов в виде pdf-файлов доступных для закачки. Если вы не нашли нужного Вам datasheet, обратитесь к администрации проекта или воспользуйтесь форумом по поиску даташитов и документации по электронным компонентам. Надеемся, что наш архив datasheet и документации по электронным компонентам поможет вам найти необходимую вам документацию.
Более 1 000 000 datasheets например: LM317
Hitachi Semiconductor 74AC00 - 74AC00 (Hitachi Semiconductor) - Quad 2-Input NAND Gate
| Наименование: | 74AC00 |
|---|---|
| Производитель: | Hitachi Semiconductor |
| Файл: | 74AC00_Hitachi Semiconductor.pdf |
| Скачать datasheet: |
|
| Описание: | 74AC00 • 74ACT00 Quad 2-Input NAND Gate November 1988 Revised November 1999 74AC00 • 74ACT00 Quad 2-Input NAND Gate General The AC/ACT00 contains four 2-input NAND gates. Features s ICC reduced by 50% s Outputs source/sink 24 mA s ACT00 has TTL-compatible inputs Ordering Code: Order Number 74AC00SC 74AC00SJ 74AC00MTC 74AC00PC 74ACT00SC 74ACT00SJ 74ACT00MTC 74ACT00PC Package Number M14A M14D MTC14 N14A M14A M14D MTC14 N14A Package 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body 14-Lead Small Outline Package (SOP), EIAJ Type II, 5.3mm Wide 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body 14-Lead Small Outline Package (SOP), EIAJ Type II, 5.3mm Wide 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering form. (PC not available in Tape and Reel.) Logic Symbol IEEE/IEC Connection Diagram Pin s Pin Names An , Bn On Inputs Outputs FACTпЈЄ is a trademark of Fairchild Semiconductor Corporation. В© 1999 Fairchild Semiconductor Corporation DS009911 www.fairchildsemi.com 74AC00 • 74ACT00 Absolute Maximum Ratings(Note 1) Supply Voltage (VCC ) DC Input Diode Current (IIK) VI = в€’0.5V VI = VCC + 0.5V DC Input Voltage (VI) DC Output Diode Current (IOK) VO = в€’0.5V VO = VCC + 0.5V DC Output Voltage (VO) DC Output Source or Sink Current (IO) DC VCC or Ground Current per Output Pin (ICC or IGND) Storage Temperature (TSTG) Junction Temperature (TJ) PDIP 140В°C В±50 mA в€’65В°C to +150В°C В±50 mA в€’20 mA +20 mA в€’0.5V to VCC + 0.5V в€’20 mA +20 mA в€’0.5V to VCC + 0.5V в€’0.5V to +7.0V Recommended Operating Conditions Supply Voltage (VCC) AC ACT Input Voltage (VI) Output Voltage (VO) Operating Temperature (TA) Minimum Input Edge Rate (∆V/∆t) AC Devices VIN from 30% to 70% of VCC VCC @ 3.3V, 4.5V, 5.5V Minimum Input Edge Rate (∆V/∆t) ACT Devices VIN from 0.8V to 2.0V VCC @ 4.5V, 5.5V 125 mV/ns Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACTпЈЄ circuits outside databook specifications. 2.0V to 6.0V 4.5V to 5.5V 0V to VCC 0V to VCC в€’40В°C to +85В°C 125 mV/ns DC Electrical Characteristics for AC Symbol VIH Parameter Minimum HIGH Level Input Voltage VIL Maximum LOW Level Input Voltage VOH Minimum HIGH Level Output Voltage VCC (V) 3.0 4.5 5.5 3.0 4.5 5.5 3.0 4.5 5.5 3.0 4.5 5.5 VOL Maximum LOW Level Output Voltage 3.0 4.5 5.5 3.0 4.5 5.5 IIN (Note 3) IOLD IOHD ICC (Note 3) Note 2: All outputs loaded; thresholds on input associated with output under test. Note 3: IIN and ICC @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V VCC. Note 4: Maximum test duration 2.0 ms, one output loaded at a time. TA = +25В°C Typ 1.5 2.25 2.75 1.5 2.25 2.75 2.99 4.49 5.49 2.1 3.15 3.85 0.9 1.35 1.65 2.9 4.4 5.4 2.56 3.86 4.86 0.002 0.001 0.001 0.1 0.1 0.1 0.36 0.36 0.36 В±0.1 TA = в€’40В°C to +85В°C Guaranteed Limits 2.1 3.15 3.85 0.9 1.35 1.65 2.9 4.4 5.4 Units Conditions VOUT = 0.1V V or VCC в€’ 0.1V VOUT = 0.1V V or VCC в€’ 0.1V V IOUT = в€’50 ВµA VIN = VIL or VIH 2.46 3.76 4.76 0.1 0.1 0.1 V V IOH = в€’12 mA IOH = в€’24 mA IOH = в€’24 mA (Note 2) IOUT = 50 ВµA VIN = VIL or VIH 0.44 0.44 0.44 В±1.0 75 в€’75 ВµA mA mA ВµA V IOL = 12 mA IOL = 24 mA IOL = 24 mA (Note 2) VI = VCC, GND VOLD = 1.65V Max VOHD = 3.85V Min VIN = VCC or GND Maximum Input Leakage Current Minimum Dynamic Output Current (Note 4) Maximum Quiescent Supply Current 5.5 5.5 5.5 5.5 2.0 20.0 www.fairchildsemi.com 2 74AC00 • 74ACT00 DC Electrical Characteristics for ACT Symbol VIH VIL VOH Parameter Minimum HIGH Level Input Voltage Maximum LOW Level Input Voltage Minimum HIGH Level Output Voltage VCC (V) 4.5 5.5 4.5 5.5 4.5 5.5 4.5 5.5 VOL Maximum LOW Level Output Voltage 4.5 5.5 4.5 5.5 IIN ICCT IOLD IOHD ICC Maximum Input Leakage Current Maximum ICC/Input Minimum Dynamic Output Current (Note 6) Maximum Quiescent Supply Current 5.5 5.5 5.5 5.5 5.5 2.0 0.6 0.001 0.001 1.5 1.5 1.5 1.5 4.49 5.49 TA = +25В°C Typ 2.0 2.0 0.8 0.8 4.4 5.4 3.86 4.86 0.1 0.1 0.36 0.36 В±0.1 TA = в€’40В°C to +85В°C Guaranteed Limits 2.0 2.0 0.8 0.8 4.4 5.4 3.76 4.76 0.1 0.1 0.44 0.44 В±1.0 1.5 75 в€’75 20.0 ВµA mA mA mA ВµA Units V V V Conditions VOUT = 0.1V or VCC в€’ 0.1V VOUT = 0.1V or VCC в€’ 0.1V IOUT = в€’50 ВµA VIN = VIL or VIH V V IOH = в€’24 mA IOH = в€’24 mA (Note 5) IOUT = 50 ВµA VIN = VIL or VIH V IOL = 24 mA IOL = 24 mA (Note 5) VI = VCC, GND VI = VCC в€’ 2.1V VOLD = 1.65V Max VOHD = 3.85V Min VIN = VCC or GND Note 5: All outputs loaded; thresholds on input associated with output under test. Note 6: Maximum test duration 2.0 ms, one output loaded at a time. AC Electrical Characteristics for AC VCC Symbol tPLH tPHL Parameter Propagation Delay Propagation Delay (V) (Note 7) 3.3 5.0 3.3 5.0 Note 7: Voltage Range 3.3 is 3.3V В± 0.3V Voltage Range 5.0 is 5.0V В± 0.5V TA = +25В°C CL = 50 pF Min 2.0 1.5 1.5 1.5 Typ 7.0 6.0 5.5 4.5 Max 9.5 8.0 8.0 6.5 TA = в€’40В°C to +85В°C CL = 50 pF Min 2.0 1.5 1.0 1.0 Max 10.0 8.5 8.5 7.0 ns ns Units AC Electrical Characteristics for ACT VCC Symbol tPLH tPHL Parameter Propagation Delay Propagation Delay (V) (Note 8) 5.0 5.0 Min 1.5 1.5 TA = +25В°C CL = 50 pF Typ 5.5 4.0 Max 9.0 7.0 TA = в€’40В°C to +85В°C CL = 50 pF Min 1.0 1.0 Max 9.5 8.0 ns ns Units Note 8: Voltage Range 5.0 is 5.0V В±0.5V Capacitance Symbol CIN CPD Parameter Input Capacitance Power Dissipation Capacitance Typ 4.5 30.0 Units pF pF VCC = Open VCC = 5.0V Conditions 3 www.fairchildsemi.com 74AC00 • 74ACT00 Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body Package Number M14A www.fairchildsemi.com 4 74AC00 • 74ACT00 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Small Outline Package (SOIC), EIAJ Type II, 5.3mm Wide Package Number M14D 5 www.fairchildsemi.com 74AC00 • 74ACT00 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,4.4mm Wide Package Number MTC14 www.fairchildsemi.com 6 74AC00 • 74ACT00 Quad 2-Input NAND Gate Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Package Number N14A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 7 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com www.fairchildsemi.com |
